

T74651

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Rama R. GORUGANTHU et al.

Docket:

AMDA.521PA

Title:

CIRCUIT ANALYSIS USING ELECTRIC

FIELD-INDUCED EFFECTS

CERTIFICATE UNDER 37 CFR 1.10

Express Mail' mailing label number: EV 051869674 US

Date of Deposit: February 28, 2002

I hereby certify that this paper or fee is being deposited with the United States Postal Service 'Express Mail Post Office To Addressee' service under 37 CFR 1.10 and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

By: ICX U. J. U. Name: Kelly S. Waltigney

BOX PATENT APPLICATION

U.S. Patent and Trademark Office Washington, D.C. 20231-9999

Sir:

We are transmitting herewith the attached:

- Transmittal sheet containing Certificate under 37 CFR 1.10.
- Patent Application: Pages Numbered 1-21, with 1pg. Abstract; 30 claims.
- An executed Declaration
- Non-Publication Request and Certification under 35 U.S.C. 122(b)(2)(B)(i).
- Assignment of the invention to Advanced Micro Devices, Inc. recordation Form Cover Sheet
- Please charge Deposit Account No. 01-0365 (TT4651) in the amount of \$1,088.00 in payment of the Filing Fee and \$40.00 in payment of the assignment recordation.
- Please charge/credit Deposit Account No. 01-0365 (TT4651) for any deficiencies/overpayments.
- 2 Return Postcards

The fees are calculated as follows:

Assignment Recordation Fee = \$40.00

Basic Filing Fee = \$740.00

Fee for total number of claims in excess of 20 = \$18 * (30-20) = 180.00

Fee for total number of independent claims in excess of 3 = \$84 * (5 - 3) = 168.00

Total filing fee due = \$1,088.00

CRAWFORD PLLC

1270 Northland Drive, Suite 390

St. Paul, MN 55120

(651) 686-6633

Momo

Robert J. Crawford

Reg. No.: 32,122

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

REQUEST AND CERTIFICATION UNDER

35 U.S.C. 122(b)(2)(B)(i)

First Named Inventor:	Rama GORUGANTHU et al.
Title:	CIRCUIT ANALYSIS USING ELECTRIC FIELD-INDUCED EFFECTS
Atty Docket No.:	AMDA.521PA (TT4651)

I hereby certify that the invention disclosed in the attached application has not and will not be the subject of an application filed in another country, or under a multilateral agreement, that requires publication at eighteen months after filing. I hereby request that the attached application not be published under 35 U.S.C. 122(b).

Frel 28, 2002

Signature

Robert'J. Crawford (Reg. No. 32,122)

This request must be signed in compliance with 37 C.F.R. 1.33(b) and submitted with the application **upon filing**.

Applicant may rescind this nonpublication request at any time. If applicant rescinds a request that an application not be published under 37 C.F.R. 1.22(b), the application will be scheduled for publication at eighteen months from the earliest claimed filing date for which a benefit is claimed.

If applicant subsequently files an application directed to the invention disclosed in the attached application in another country, or under a multilateral international agreement, that requires publication of applications eighteen months after filing, the applicant **must** notify the United States Patent and Trademark Office of such filing within forty-five (45) days after the date of the filing of such foreign or international application. Failure to do so will result in abandonment of this application (35 U.S.C. 122(b)(2)(B)(iii)).

10

15

20

CIRCUIT ANALYSIS USING ELECTRIC FIELD-INDUCED EFFECTS

Field of the Invention

The present invention relates generally to semiconductor devices and their fabrication and, more particularly, to testing and defect analysis of semiconductor dies.

Background of the Invention

Recent technological advances in the semiconductor industry have permitted highly functional, high-density circuit arrangements for integrated circuits, microprocessors and other semiconductor device applications. A by-product of such high functionality and high density is an increased demand for products employing these devices for use in numerous applications. As the use of these devices has become more prevalent, the demand for faster operation and better reliability of the devices has also increased. In addition, such devices often require manufacturing processes that are highly complex and expensive.

As the manufacturing processes for semiconductor devices and integrated circuits increase in difficulty, methods for testing and debugging these devices become increasingly important. Not only is it important to ensure that individual dies are functional, it is also important to ensure that batches of dies perform consistently. In addition, the ability to detect a defective manufacturing process early is helpful for reducing the number of defective devices manufactured.

15

20

Traditionally, integrated circuits have been tested using methods including directly accessing circuitry and/or using devices within the integrated circuit to access circuitry. These testing methods are used for designing new devices as well as for debugging manufacturing processes for existing designs. Test results obtained using these testing methods are used for identifying defects in a circuit design or in a circuit manufacturing process, which in turn is used for modifying the design and/or manufacturing process. The modified designs are used for new prototypes, which are in turn tested and re-designed as needed.

Directly accessing circuitry for device testing and analysis is difficult for several reasons. For instance, in high-density circuit applications, it is difficult to accurately navigate stimulus sources to particular circuit nodes. In addition, it is sometimes necessary to destroy a portion of the die in order to access circuit nodes, such as when accessing circuitry in a conventional die via a die passivation layer. In flip chip type dies, transistors and other circuitry are located in a very thin epitaxially grown silicon layer in a circuit side of the die, which is arranged face-down on a package substrate. Transistors and other circuitry near the circuit side are not readily accessible for testing, modification, or other purposes due to this face-down orientation. Therefore, access to the transistors and circuitry near the circuit side is from the back side of the die.

Another particular type of semiconductor device structure that presents unique challenges to circuit analysis is silicon-on-insulator (SOI) structure, wherein circuitry is located in a thin layer of silicon formed on an insulator, such as oxide. SOI structure exhibits benefits including reduced switch capacitance that leads to faster operation. However, direct access to circuitry for analysis of SOI structure involves milling

10

15

20

below.

through the insulator, which can damage circuitry or other structure in the device. Such damage can alter the characteristics of the device and render analysis of the device inaccurate. In addition, the milling process can be time-consuming, difficult to control and expensive.

The difficulty, cost, and destructive aspects of existing methods for testing integrated circuits are impediments to the growth and improvement of semiconductor technologies, including those involving flip-chip structures, conventional structures and SOI structures.

Summary of the Invention

The present invention is directed to analyzing a semiconductor die in a manner that overcomes the impediments discussed above. The present invention is exemplified in a number of implementations and applications, some of which are summarized

According to an example embodiment of the present invention, a semiconductor die having circuitry in a circuit side opposite a back side is analyzed using an externally-applied electric field. The electric field is applied to the die using a source, separate from the die, and the electric field stimulates circuitry in the die. A response of die to the applied electric field is detected and used to detect an electrical characteristic of the die. For example, an open gate can be detected and identified or verified using the applied electric field as a second gate to bias a channel region below the open gate. In addition, a variety of other circuit characteristics, such as a gate having an oxide short or an interconnect having a short or open circuit, can also be detected. In each of

10

15

20

these implementations, the circuit analysis can be carried out without necessarily removing any substrate from the die and is useful, for example, in analyzing prototype die designs for modification and implementation to large scale production.

In another example embodiment of the present invention, the electric field is applied using a source that includes a probe tip arrangement. The probe tip arrangement is configured and arranged for applying the electric field to the die in a variety of manners, depending upon the application. In one instance, the probe tip is navigated to a position over a selected circuit portion of the die using nanometer-scale resolution. Such precise navigation is useful, for example, in analyzing high-density circuits where it is desirable to direct the electric field to a particular circuit node. In another instance, the probe tip is scanned across the die in a manner that is particularly useful for stimulating a plurality of circuit nodes and identifying a particular response from one of the plurality of circuit nodes. In still another instance, the probe tip is used to apply an electric field that varies over time.

According to another example embodiment of the present invention, a system is adapted for analyzing a semiconductor die having circuitry in a circuit side opposite a back side. The system includes a probe tip arrangement, separate from the die and configured and arranged for applying an electric field to the die. The electric field is adapted for stimulating circuitry in the die, and electrical detection circuitry, such as a circuit testing arrangement, is adapted for detecting a response of die to the stimulation. A computer arrangement is adapted for using the response to detect an electrical characteristic of the die.

10

15

20

The above summary of the present invention is not intended to describe each

illustrated embodiment or every implementation of the present invention. The figures
and detailed description that follow more particularly exemplify these embodiments.

Brief Description of the Drawings

The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawings, in which:

- FIG. 1 is a flow diagram for semiconductor die analysis, according to an example embodiment of the present invention;
- FIG. 2 is a conventionally packaged semiconductor die undergoing analysis, according to another example embodiment of the present invention;
- FIG. 3 is a semiconductor die having silicon-on-insulator structure undergoing analysis, according to another example embodiment of the present invention; and
- FIG. 4 is a system for analyzing a semiconductor die, according to another example embodiment of the present invention.

While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawings and will be described in detail. It should be understood, however, that the intention is not necessarily to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

15

20

Detailed Description

The present invention is believed to be applicable to a variety of different types of semiconductor devices, and has been found to be particularly suited for devices benefiting from analysis without necessarily directly contacting circuitry in the device. While the present invention is not necessarily limited to such devices, various aspects of the invention may be appreciated through a discussion of exemplary implementations using this context.

According to an example embodiment of the present invention, a semiconductor die is analyzed using an externally applied electric field to stimulate circuitry in the die. Devices that can be analyzed using the electric field include, for example, a CMOS device, BiCMOS device, bipolar integrated circuit, packaged substrate or unpopulated MCM board. The electric field is directed at one or more circuit portions in the die, such as by directing the electric field to a specific circuit node or by scanning the die with the electric field. The electric field stimulates the die and a response of the die to the stimulation is detected. The detected response is used to identify a condition of the circuitry, such as to verify proper operation of the circuitry or to identify a defect, such as an open gate or a gate oxide short.

In a more particular example embodiment of the present invention, the circuit condition detected in the example embodiment discussed above is used for modifying the design of the die. This modification may, for example, reduce or eliminate a defect or defects related to the detected circuit condition. The modified design is then used to manufacture one or more additional dies, which in turn can be similarly analyzed. Once

10

15

20

the design is deemed sufficient for large-scale manufacturing, dies are then manufactured for implementation in a variety of applications.

In another more particular example embodiment of the present invention, the circuit condition detected in the example embodiment discussed above is used to identify a defective die manufacturing process. For example, the detection of a particular circuit characteristic in the analyzed die that exceeds a selected threshold may indicate that a particular operating parameter in the manufacturing process is unacceptable. Once the defective process is identified, it is modified to reduce or eliminate the defect.

FIG. 1 is a flow diagram showing a device under test (DUT) being analyzed, according to a more particular example embodiment of the present invention. At block 110, a conductive probe tip (e.g., Tungsten or metal-coated Si-Nitride) is positioned over a surface of the DUT using, for example, a circuit layout to navigate to a portion of circuitry therein. In one implementation, the probe is positioned using nanoscale resolution (e.g., positioning the probe within a few nanometers of the selected portion of circuitry). This approach is particularly useful in applications where stimulation is to be limited to a particular area of the die, which is accomplished using a sufficiently small probe tip. The probe tip may, for example, include a probe tip such as those used in a scanning probe microscopy (SPM), electric field microscopy, capacitance probe microscopy and atomic force microscopy (AFM). In one implementation, the needle tip is finely etched, such that the tip radius is less than about 50 nanometers in width, which improves the resolution of the positioning of the probe. The less than 50-nanometer width is sufficiently small such that the electric field can be precisely applied to

10

15

20

stimulate a single circuit node or a few selected circuit nodes without necessarily stimulating circuitry adjacent to the node or nodes.

The DUT is operated and a voltage is applied to the probe tip to generate a corresponding electric field, which is applied to the DUT at block 120. The DUT operation may include, for example, operating the DUT under known failure conditions. In one implementation, the voltage applied to the tip is selected to be relative to a voltage at which circuitry in the DUT operates, such as a wordline for a memory cell. This is useful, for example, to bias a channel region of a transistor with the electric field for switching the transistor between blocking and conducting states. Defective transistor gates can be detected and identified as a result of the electric field switching the transistor under conditions that would otherwise cause the transistor to switch, absent the defect in the gate. In another implementation, the voltage applied to the tip includes a periodic voltage that is relative to a reference voltage in or external to the die, such as a power plane. The DUT is monitored and a response of the DUT to the electric field is detected at block 130. The detected response is used to analyze the DUT at block 140 to detect a condition of circuitry therein, including confirmation of proper operation and/or the detection of a defect, such as a short circuit, open circuit and/or a non-functioning transistor.

In another more particular example embodiment of the present invention, the positioning of the probe in block 110 and the application of the electric field in block 120 includes scanning the probe over the DUT and applying the electric field while the DUT is scanned. The response of the DUT is detected during the scan, and as such may include a varied response (e.g., as circuit portions are stimulated and the stimulation is

materia Mining Italierne en

10

15

20

subsequently removed, those circuit portions may undergo a state change, such as when stimulating a transistor as discussed above). In this implementation, the detected response is mapped to the location of the probe and used to identify a circuit portion of the DUT that responds to the stimulation. This is particularly useful in applications where the location of a defective circuit is unknown. In addition, the mapping can also be carried out in three dimensions, such that the circuit location of a DUT having multiple layers can be identified, *e.g.* by varying the distance between the tip and the suspect circuit or by changing the voltage on the tip.

In another example embodiment of the present invention, a defective circuit portion is identified during the analysis of the die at block 140, and the defective circuit portion is subsequently repaired. For example, when a transistor gate is malfunctioning, the application of an electric field to a channel region between source/drain regions can turn on the transistor. When a non-functioning transistor is turned on with the electric field, the location of the probe when the transistor is turned on is used to identify the location of the non-functioning transistor. A new gate is formed at the defective location (e.g., on an exposed insulator portion of a SOI die), and is electrically coupled for operating the transistor. In one implementation, a focused ion beam (FIB) is used to form the new gate by depositing a metal film over the insulator. The new gate can either be electrically coupled to circuitry in the die (e.g., to the wordline that the non-functioning gate was connected to), or to other test circuitry that is separate from the die. In another implementation, after the operation of the transistor has been restored using the new gate, the probe is used to further scan the die to detect an electrical

10

15

20

characteristic of other circuitry in the die (e.g., for tracing circuit logic downstream from the non-functioning transistor).

As discussed above, the electric field stimulation is applicable to many different devices, such as conventionally packaged dies, flip-chip packaged dies and dies having silicon-on-insulator (SOI) structure. If necessary, a packaged die being analyzed is prepared for the type of analysis to be performed. In one instance, a portion of a packaged die is removed to expose a region in the die via which the electric field is applied. For conventionally packaged dies, this involves applying the electric field via a portion of a chip passivation layer where some of the passivation layer has been removed. For flip-chip packaged dies, a portion of a backside that is opposite a circuit side (arranged face-down on a package substrate) is removed, and the electric field is applied via the removed portion of the backside. For general information regarding implementations to which the present invention is applicable, and for specific information regarding the removal of substrate for preparing a die for analysis in connection with the present invention, reference may be made to U.S. Patent Application Serial No. 09/997,715 (AMDA.504PA/TT4056), filed November 28, 2001 and entitled "Method of Substrate Silicon Removal for Integrated Circuit Devices," which is fully incorporated by reference.

As discussed above, the present invention is applicable to a variety of analysis techniques and to a variety of types of semiconductor dies. FIG. 2 shows one such semiconductor die 200 conventionally packaged to a substrate 202 and undergoing analysis with a scanning probe microscope (SPM) tip 220 (only a portion of which is shown for clarity), according to another example embodiment of the present invention.

15

20

The die 200 includes a circuit portion 210 located in a die passivation layer 208 of a circuit side of the die. The die is operated and the SPM tip 220 is moved into position over the circuit portion 210 using a circuit diagram of the die for reference. The SPM tip is finely etched to a point having a diameter of less than about 50 nanometers. As the SPM tip is scanned across the circuit portion 210, a change in an electrical characteristic of the die is detected. The electrical characteristic change used to detect a condition of circuitry in the die, such as a defective circuit.

FIG. 3 shows a semiconductor die 300 having SOI structure and a defective transistor gate undergoing analysis, according to another example embodiment of the present invention. The die 300 includes a transistor located in a circuit side opposite a back side of the die and having source/drain regions 310 and 312 separated by a channel region 311, with the channel region 311 being separated from a gate 314 by a gate dielectric material 316. The source/drain regions are located in a silicon layer 309 immediately adjacent to an insulator layer 308. The die is thinned to expose the insulator layer 308, and the die is operated under conditions known to cause a circuit failure in the die. A SPM having a tip portion 320 is scanned over the insulator 308 and over the channel region 311. As the SPM is scanned across the channel region, it acts as a second gate and turns the transistor on, biasing the channel region 311 and closing a circuit between the source/drain regions 310 and 312. An electrical response to the transistor being turned on is detected and used to identify the location of the defective transistor as being below the position of the probe point 320.

FIG. 4 is a system 400 adapted to analyze a semiconductor die, such as those discussed in connection with FIGs. 2 and 3, according to another example embodiment

15

20

of the present invention. The system includes a probing arrangement 415 having an X-4 stage 410 adapted to hold a semiconductor die 405 in a DUT board 408. A power supply 460 is used to operate the die 405 under selected conditions, such as normal die operating conditions. The probing arrangement 415 is controlled by a controller 450 that is adapted to effect a scan of the die 405 with a probe tip 420 for detecting an electrical characteristic therein. The position of the probe tip during the scan is controlled in one of either a spot mode or a scanning mode. In the spot mode, the tip is moved to a particular position over circuitry in the die 405. In the scanning mode, the tip is scanned across the die. This can be accomplished, for example, using an x-y positioning arrangement (not shown), such as those commonly used in SPM (scanning probe microscope) applications. The tip can be controllably moved vertically using a Piezo-Z stage and can also be configured so that the tip-to-sample distance can be maintained at a specific distance during the scan. A testing arrangement 470 is electrically coupled to the die 405 and used to detect a response of the die to the electric field. Example SPM arrangements that can be adapted for implementation in connection with the present invention include those available from Digital Instruments, Veeco Metrology Group, 112 Robinhill Rd., Santa Barbara, California.

The controller 450 is adapted to operate the probing arrangement in a variety of manners, such as those described hereinabove and including a varying voltage mode, where a voltage signal to the probe tip 420 is varied over time in a manner that causes a response in circuitry in the die 405. The controller 450 is also optionally adapted and communicatively coupled to provide a control signal to the power supply 460. The control signal is selected to effect a desired operation of the die, such as to cause the die

to operate in a known failure condition or to undergo a state-changing operation. In addition, the controller 450 is further optionally coupled to the testing arrangement 470 and used to record the response of the die 405 and to correlate the response to the position of the probe tip 420, such as for mapping the location of the probe tip to a particular response.

While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the spirit and scope of the present invention, which is set forth in the following claims.

What is claimed is:

- 1 1. A method for analyzing a semiconductor die having circuitry in a circuit side
- 2 opposite a back side, the method comprising:
- applying an electric field to the die via a voltage-application tool, separate from
- 4 the die and using the applied electric field to stimulate circuitry in the die;
- detecting a response of die to the applied electric field; and
- 6 using the response to detect an electrical characteristic from the die.
- 1 2. The method of claim 1, wherein applying an electric field includes applying an
- 2 electric field to circuitry via a die passivation layer in a conventionally packaged
- 3 semiconductor die.
- 1 3. The method of claim 1, wherein applying an electric field includes applying an
- 2 electric field to circuitry via a backside of a flip-chip packaged die.
- 1 4. The method of claim 3, wherein applying an electric field to circuitry via a
- backside of a flip-chip packaged die includes applying an electric field via a thinned
- 3 backside of the flip-chip packaged die.
- 1 5. The method of claim 4, further comprising thinning the backside of the flip-chip
- 2 packaged die and thereby forming the thinned backside.

- 1 6. The method of claim 1, wherein applying an electric field includes applying an
- 2 electric field to circuitry via an insulator portion of silicon-on-insulator structure in a
- 3 die.
- 7. The method of claim 6, further comprising thinning a portion of the die and
- 2 exposing the insulator portion of the silicon-on-insulator structure, wherein applying an
- 3 electric field to circuitry via the insulator portion includes applying the electric field via
- 4 the exposed insulator portion.
- 1 8. The method of claim 1, wherein applying the electric field includes using at least
- one of: a scanning probe microscope, and atomic force microscope and a capacitance
- 3 probe microscope.
- 1 9. The method of claim 1, wherein applying an electric field to the die includes
- 2 positioning a probe tip over a portion of circuitry in the die and applying a voltage to
- 3 the probe tip.
- 1 10. The method of claim 9, wherein applying a voltage to the probe tip includes
- 2 applying a voltage that varies over time to the probe tip.
- 1 11. The method of claim 9, wherein detecting a response of the die to the applied
- electric field includes detecting a position of the probe tip over the die and mapping the
- 3 detected response to circuitry in the die below the probe tip.

- 1 12. The method of claim 9, wherein positioning the probe tip includes scanning the
- 2 probe tip over the die.
- 1 13. The method of claim 12, wherein detecting a response of the die includes
- detecting responses from a plurality of circuits in the die as the probe tip is scanned over
- 3 the circuits.

* * * *

- 1 14. The method of claim 9, wherein applying a voltage to the probe tip includes
- applying a periodic voltage that is relative to a voltage at a reference node in the die.
- 1 15. The method of claim 9, wherein positioning a probe tip includes positioning a
- 2 probe tip having a radius that is sufficiently small to stimulate a selected node in the die
- without necessarily stimulating circuitry adjacent to the selected node.
- 1 16. The method of claim 9, wherein positioning a tip over a portion of circuitry in
- the die includes positioning the tip using nanometer-level resolution.
- 1 17. The method of claim 1, wherein applying an electric field includes applying the
- 2 electric field to circuitry via an opaque layer in the die, the circuitry being buried in the
- 3 die below the opaque layer.

- 1 18. The method of claim 1, further comprising using the detected electrical
- 2 characteristic to provide a modified die design and manufacturing a semiconductor
- device using the modified die design.
- 1 19. A semiconductor device manufactured using the modified die design of
- 2 claim 18.
- 1 20. The method of claim 1, further comprising using the detected electrical
- 2 characteristic to modify a manufacturing process for the die and subsequently using the
- 3 modified manufacturing process to manufacture additional dies.
- 1 21. A method for analyzing and repairing a semiconductor die having silicon-on-
- 2 insulator structure, the method comprising:
- applying an electric field to the die via the insulator portion of the SOI structure
- 4 using a probe tip and using the applied electric field to switch a non-functioning
- 5 transistor in the die between a passing state and a blocking state;
- detecting the switching of the non-functioning transistor and identifying the
- 7 location of the non-functioning transistor as a function of the location of the probe tip
- 8 when the switching is detected; and
- 9 repairing the non-functioning transistor.

- 1 22. The method of claim 21, wherein using the applied electric field to switch a non-
- 2 functioning transistor includes switching a transistor having at least one of: an oxide
- 3 short and an open gate.
- 1 23. The method of claim 21, wherein repairing the non-functioning transistor
- 2 comprises depositing a gate on the SOI structure at the location of the probe tip when
- 3 the non-functioning transistor is switched, the gate being adapted to switch the
- 4 transistor between a passing state and a blocking state.
- 1 24. The method of claim 23, further comprising electrically coupling the gate to
- 2 other circuitry in the die.
- 1 25. The method of claim 23, further comprising:
- re-applying an electric field to the die via the insulator portion of the SOI
- 3 structure using a probe tip and using the applied electric field to switch a second non-
- functioning transistor in the die between a passing state and a blocking state; and
- detecting the switching of the second non-functioning transistor and identifying
- 6 the location of the second non-functioning transistor as a function of the location of the
- 7 probe tip when the switching is detected.
- 1 26. The method of claim 23, wherein depositing a gate includes using a focused ion
- 2 beam (FIB) to deposit a gate.

- 1 27. The method of claim 21, after repairing the non-functioning transistor, further
- applying an electric field to the die and using the applied electric field to
- 4 stimulate circuitry in the die;

comprising:

2

- detecting a response of die to the applied electric field; and
- 6 using the response to detect an electrical characteristic of the die.
- 1 28. A system for analyzing a semiconductor die having circuitry in a circuit side
- 2 opposite a back side, the system comprising:
- means, separate from the die and adapted for applying an electric field to the die
- 4 and using the applied electric field to stimulate circuitry in the die;
- means for detecting a response of die to the applied electric field; and
- 6 means for using the response to detect an electrical characteristic of the die.
- 1 29. A system for analyzing a semiconductor die having circuitry in a circuit side
- 2 opposite a back side, the system comprising:
- a probe tip arrangement, separate from the die and adapted for applying an
- 4 electric field to the die for stimulating circuitry in the die;
- electrical detection circuitry adapted for detecting a response of die to the
- 6 applied electric field; and
- a computer arrangement adapted for using the response to detect an electrical
- 8 characteristic of the die.

- 1 30. The system of claim 29, wherein the probe tip is sufficiently small to apply an
- 2 electric field to stimulate a selected circuit node in the die without necessarily
- 3 stimulating surrounding circuitry in the die.

10

Abstract

Circuitry within a semiconductor die is analyzed by applying an electric field without necessarily directly accessing the circuitry. According to an example embodiment of the present invention, an electric field is applied to a semiconductor die and used to stimulate circuitry therein. A response of the die to the electric field is detected and used to detect an electrical characteristic of the die. This is particularly useful in applications where it is desired to direct stimulation to the die on a nanoscale level, such as when using a fine probe tip (e.g., a scanning probe microscope tip) to apply the electric field. In this manner, the response of the die can be mapped to circuitry within a few nanometers of the probe tip.




Fig. 1

wasting industrial profit difficulties a




Fig.2




Fig. 3




Fig. H

CRAWFORD PLLC

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: CIRCUIT ANALYSIS USING ELECTRIC FIELD-INDUCED EFFECTS.

AMDA.521PA (TT4651). c.	The specification of which a. \(\sum \) is attached hereto b. \(\sum \) is entitled CIRCUIT ANA	LYSIS USING ELECTRIC	FIEL	D-INDUCED EFFECTS	S, having attorney do	ocket number
I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (attached hereto). I hereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filling date before that of the application on the basis of which priority is claimed: a. Mosuch applications have been filed. b. Mosuch applications have been filed as follows: FOREIGN APPLICATION(S), IF ANY, CLAIMING PRIORITY UNDER 35 USC § 119 COUNTRY APPLICATION NUMBER ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S) COUNTRY APPLICATION NUMBER APPLICATION OF FILING (day, month, year) I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	c. was filed on filed application) described and cla	aimed in international no.	filed			
Thereby claim foreign priority benefits under Title 35, United States Code, § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed: a. ☒ no such applications have been filed. b. ☐ such applications have been filed as follows: FOREIGN APPLICATION(S), IF ANY, CLAIMING PRIORITY UNDER 35 USC § 119 COUNTRY APPLICATION NUMBER DATE OF FILING (day, month, year) (day, month, year) ALL FOREIGN APPLICATION NUMBER DATE OF FILING (day, month, year) ALL FOREIGN APPLICATION NUMBER DATE OF FILING (day, month, year) I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) 1 hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:			of the	above-identified specifica	tion, including the c	laims, as amended
inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filling date before that of the application on the basis of which priority is claimed: a. Mo such applications have been filed. b. Such applications have been filed as follows: FOREIGN APPLICATION(S), IF ANY, CLAIMING PRIORITY UNDER 35 USC § 119 COUNTRY APPLICATION NUMBER DATE OF FILING (day, month, year) ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S) COUNTRY APPLICATION NUMBER DATE OF FILING (day, month, year) APPLICATION NUMBER DATE OF FILING (day, month, year) I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:			al to the	c patentability of this app	lication in accordanc	e with Title 37,
APPLICATION NUMBER APPLICATION NUMBER DATE OF FILING (day, month, year) ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S) COUNTRY APPLICATION NUMBER DATE OF FILING (day, month, year) DATE OF ISSUE (day, month, year) 1 hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	inventor's certificate listed below a filing date before that of the applic a. X no such applications have be	nd have also identified below ation on the basis of which pr een filed.	v any f	oreign application for pat		
ALL FOREIGN APPLICATION(S), IF ANY, FILED BEFORE THE PRIORITY APPLICATION(S) COUNTRY APPLICATION NUMBER DATE OF FILING (day, month, year) 1 hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	FOR	EIGN APPLICATION(S), IF ANY	, CLAI	MING PRIORITY UNDER 3	5 USC § 119	
APPLICATION NUMBER DATE OF FILING (day, month, year) DATE OF ISSUE (day, month, year) I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	COUNTRY	APPLICATION NUMBER		· · · · · · · · · · · · · · · · · · ·	1	
APPLICATION NUMBER DATE OF FILING (day, month, year) DATE OF ISSUE (day, month, year) I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	ALL FORE	IGN APPLICATION(S), IF ANY.	FILED	BEFORE THE PRIORITY	APPLICATION(S)	
listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application. U.S. APPLICATION NUMBER DATE OF FILING (day, month, year) STATUS (patented, pending, abandoned) I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:			α	ate of filing	DATE OF ISS	- "
I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below:	listed below and, insofar as the sub- application in the manner provided material information as defined in I	ject matter of each of the clai by the first paragraph of Titl Citle 37, Code of Federal Reg	ms of t e 35, U rulation	this application is not disc Inited States Code, § 112 ns, § 1.56(a) which occurr	closed in the prior Un , I acknowledge the	nited States duty to disclose
	U.S. APPLICATION NUMBER	DATE OF FILIN	G (day,	month, year)	TATUS (patented, pen	ding, abandoned)
U.S. PROVISIONAL APPLICATION NUMBER DATE OF FILING (Day, Month, Year)	I hereby claim the benefit under Tit	le 35, United States Code § 1	19(e)	of any United States prov	isional application(s) listed below:
	U.S. PROVISIONAL AI	PPLICATION NUMBER		DATE OF	FILING (Day, Month,)	(ear)

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Crawford, Robert J. Curtin, Eric J.	Reg. No. 32,122 Reg. No. 47,511	Maunu, LeRoy D.	Reg. No. 35,274
Drake, Paul S. Apperley, Elizabeth A. Botsch, Bradley Jaipershad, Rajendra Roberts, Diana	Reg. No. 33,491 Reg. No. 36,428 Reg. No. 34,552 Reg. No. 44,168 Reg. No. 36,654	Harry A. Wolin Roddy, Richard J. Caywood, Michael Collopy, Daniel R.	Reg. No. 32,638 Reg. No. 27,688 Reg. No. 37,797 Reg. No. 33,667

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/ organization who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Crawford PLLC.

Please direct all correspondence in this case to Crawford PLLC at the address indicated below:

Crawford PLLC 1270 Northland Drive, Suite 390 St. Paul, Minnesota 55120

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

2	Full Name Of Inventor	Family Name GORUGANTHU	First Given Name	Second Given Name	
0	Residence & Citizenship	City AUSTIN	State or Foreign Country TEXAS	Country of Citizenship INDIA	
1.	Post Office Address	Post Office Address 14572 ROBERT I. WALKER BOULEVARD	City AUSTIN	State & Zip Code/Country TX/78728/USA	
Signs	Signature of Inventor 201: Rama K Gongarthu Date: 2/27/02				
2	Full Name Of Inventor	Family Name BRUCE	First Given Name MICHAEL	Second Given Name R.	
0	Residence & Citizenship	City AUSTIN	State or Foreign Country TEXAS	Country of Citizenship USA	
2	Post Office Address	Post Office Address 4105 PASEO DRIVE	City State & Zip Code/Country AUSTIN TX/78739/USA		
Sione	ture of Inventor 20	12:	Date:		

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the

patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through had faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

- (c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application:

 (2) Each attorney or agent who prepares or prosecutes the application; and

 (3) Every other person who is substantively involved in the preparation or prosecution of the application with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

 (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing in agent, or inventor. (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated
 - (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney,